A Low Power MCML Non-Sequential Phase Detector

نویسندگان

  • Sunil Singh
  • Nitin Kumar
چکیده

By the using of MCML circuits, a 4 GB/s clock non-sequential phase detector circuit is designed in a 0.35μm CMOS technology. The power dissipation of proposed phase detector is much smaller than the conventional complementary pass transistor logic (CPL) phase detector. The implemented MCML phase detector consumes 0.7688nW when operating upto 4GHz clock frequency with 3.3V supply voltage. The conventional CPL phase detector consumes 4.7856nW when operating upto 2GHz clock frequency. The modified phase detector can be used in high speed and low power consumption applications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Layout Implementations of High-Speed Low-Power Sequential Logic Cells Based on MOS Current-Mode Logic

MOS Current-Mode Logic (MCML) is usually used for high-speed applications. In this paper, the design method of the high-speed low-power MCML is addressed. The layout implementations of MCML D-Flip flop cells are presented at a NCSU FreePDK 45nm technology. A mod-10 counter based on the proposed D-Flip flop cells is implemented to verify the efficiency of the proposed design method. The post-lay...

متن کامل

Low Power and Low Latency Phase-‎Frequency Detector in Quantum-Dot ‎Cellular Automata Nanotechnology

   Nowadays, one of the most important blocks in telecommunication circuits is the frequency synthesizer and the frequency multipliers. Phase-frequency detectors are the inseparable parts of these circuits. In this paper, it has been attempted to design two new structures for phase-frequency detectors in QCA nanotechnology. The proposed structures have the capability of detecting the phase ...

متن کامل

Low-Voltage MOS Current Mode Logic Multiplexer

In this paper, a new low-voltage MOS current mode logic (MCML) multiplexer based on the triple-tail cell concept is proposed. An analytical model for static parameters is formulated and is applied to develop a design approach for the proposed low-voltage MCML multiplexer. The delay of the proposed low-voltage MCML multiplexer is expressed in terms of the bias current and the voltage swing so th...

متن کامل

New design of Exclusive-OR (XOR) gate by using low-power MCML tri-state buffer

This paper presents a new technique to implement exclusive-OR (XOR) gate by using MOS current mode logic (MCML) low-power tri-state buffer concept. The design of the proposed MCML XOR gate is carried out through analytical modeling of its static parameters. The proposed MCML XOR gate is analyzed and the performance is compared with the traditional MCML XOR gate. The theoretical propositions are...

متن کامل

A Novel Approach to Design of 6T (8 X 8) SRAM Cell Low Power Dissipation Using MCML Technique on 45 Nm

The most research on the power consumption of 6T SRAM has been focused on the static power dissipation and the power dissipated by the leakage current. On the other hand, as the current VLSI technology scaled down, the sub-threshold current increases which further increases the power consumption. In this paper we have proposed 6T (8 X 8) SRAM cells using MCML technology which will reduce the le...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011